1. Multiple-banked register file architectures
    Cruz, J.-L.; Gonzalez, A.; Valero, M.; Topham, N.P.;
    Computer Architecture, 2000. Proceedings of the 27th International Symposium on
    2000 Page(s):316 - 325

    AbstractPlus
    | Full Text:
    PDF(800
    KB)   IEEE
    CNF
    Rights and
    Permissions

2. Register integration: a simple and efficient implementation of squash reuse
    Roth, A.; Sohi, G.S.;
    Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposium on
    10-13 Dec. 2000 Page(s):223 - 234
    Digital Object Identifier 10.1109/MICRO.2000.898073

    AbstractPlus | Full Text: PDF(1232 KB)   IEEE CNF
    Rights and Permissions

3. Selective Writeback: Reducing Register File Pressure and Energy Consumption
    Balkan, D.; Sharkey, J.; Ponomarev, D.; Ghose, K.;
    Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
    Volume 16, Issue 6, June 2008 Page(s):650 - 661
    Digital Object Identifier 10.1109/TVLSI.2008.2000243

    AbstractPlus | Full Text: PDF(1925 KB)   IEEE JNL
    Rights and Permissions